



DATASHEET

Revision: 1.04

Release date: 08/06/2014

CONFIDENTIAL

RDA8810PL

GSM/GPRS/EDGE Smartphone Application Processor

RDA8810PL Smartphone Application Processor

PLATFORM FEATURES

- **AP MCU subsystem**

- ◆ ARM Cortex-A5 32-bit RISC processor, with FPU and SIMD NEON engine, up to 1G Hz
- ◆ 32kB L1 I-cache and 32kB L1 D-cache; 256kB unified L2 cache
- ◆ In-house VOC DSP for voice and image process
- ◆ 64-bit AXI fabric, up to 400MHz
- ◆ 64kB on-chip ROM for system boot
- ◆ 64kB on-chip SRAM for internal use

- **Memory interface**

- ◆ Integrated 2Gb LPDDR2 SDRAM
- ◆ Integrated 4Gb 8Bit 1.8V 4K SLC Nand Flash
- ◆ Two SDIO interfaces, for TF cards and WIFI
- ◆ support 4.4.1 EMMC interface
- ◆ support SPI-NAND and SPI-NOR

- **Connectivity**

- ◆ Support 3 SIM cards and both 1.8V and 3.0V device
- ◆ USB2.0 high-speed OTG
- ◆ 3 UARTs for GPS, BT, FM, and debugging interfaces
- ◆ 3 SPI for peripheral devices
- ◆ 3 I2C for peripheral devices
- ◆ 1 I2S for peripheral devices
- ◆ 4 10-bit GPADC for sampling peripheral signals
- ◆ 64 GPIOs, includes 16 interruptable GPIOs
- ◆ Pulse Width Modulation (PWM) 1 PWL, 1 PWT and 1 LPG
- ◆ 2 memory card controller
- ◆ 8x8 Keypad scanner with multiple key detection, support ADC serial interface Keypad

MODEM FEATURES

- **System CPU(XCUP)**

- ◆ RDA RISC Core 32x32 bits
- ◆ 16/32 bit instruction set
- ◆ 4KB I-cache and 4KB D-cache

- **Base Band CPU (BCPU)**

- ◆ RDA RISC Core 32x32 bits
- ◆ 16/32 bit instruction set
- ◆ 1KB I-cache and 1KB D-cache
- ◆ GSM/GPRS Dedicated accelerators
- ◆ RF Interface (RF IF)
- ◆ DigRF interface for communication with the integrated transceiver
- ◆ EGPRS class 12

- **RF Transceiver**

- ◆ Quad bands integrated transceiver
- ◆ Integrated RF transceiver, Saw-Less, only needs external PA.
- ◆ Digital low-IF receiver
- ◆ Direct modulation transmitter
- ◆ Frequency synthesizer
- ◆ Integrated VCO, loop filters, etc.
- ◆ Digital AFC
- ◆ DigRF interface between digital baseband and transceiver
- ◆ RF FEM control

- **Voice and Modem codec**

- ◆ Supports HR, FR, EFR, AMR voice codec
- ◆ Integrated microphone bias:
- ◆ DTMF and Comfort Tone generator
- ◆ 4 samples In and Out Fifos
- ◆ I2S / DAI Interface
- ◆ Serial Input / Output at 8/16 ks/s
- ◆ Can be used for test purpose in DAI mode
- ◆ Audio Interface To ABB
- ◆ 13 bit RX Data from audio ADC
- ◆ 16 bit TX Data to stereo DAC

MULTI-MEDIA FEATURES

- **LCD display**
 - ◆ Support LCD module interface with 8/16/24 bit parallel interface or SPI series interface
 - ◆ Support RGB565/666/888 interface
 - ◆ Typical image sizes: QCIF, QVGA, WQVGA, CIF,VGA,WVGA,FWVGA
 - ◆ Support image size up to qHD
 - ◆ 4-layers blending graphical engine capable of resizing and YUV2RGB conversion
 - ◆ Support 2chip select
- **Image signal processor**
 - ◆ Support 8-bit parallel or 1/2/4-bit series interface
 - ◆ Support CSI-2 interface, up to 1GHz
 - ◆ Support up to 2Mpix sensor
- **Video**
 - ◆ Separate video processor
 - ◆ Decodes up to 1080p 30fps
 - ◆ Encodes up to 1080p 30fps for H.264 format
- **Graphics**
 - ◆ Separate graphic processor, Vivante's GC860
 - ◆ support OpenGL ES1.1/2.0
 - ◆ support OpenVG1.4
 - ◆ support DirectFB
 - ◆ support GDI/DirectShow
 - ◆ 30M Triangle/s, 250M Pixel/s
- **Audio**
 - ◆ 2 channels voice ADC, 8kHz, 13 bits/sample for headset and on-board microphone
 - ◆ Voice DAC, 8kHz, 13 bits/sample for receiver
 - ◆ High fidelity Stereo DAC, up to 48kHz, 16 bits per sample
 - ◆ Stereo Audio speaker driver
 - ◆ 1.5W differential output stereo amplifier for loudspeaker, Class K
 - ◆ Stereo analog audio line input

POWER MANAGEMENT FEATURES

- **Power Management**
 - ◆ Power On reset control
 - ◆ Internal 32K OSC for standby/ shutoff/ sleep state
 - ◆ Integrated Li-ion battery charger (from USB or AC charger)
 - ◆ Integrated all internal voltages from VBAT
 - ◆ Provide all LDOs for external components
 - ◆ Integrated 4 DC-DC, 1 BOOST
 - ◆ Integrated LCD backlight controller
 - ◆ Integrated Touch screen controller
 - ◆ Integrated RGB, keypad backlight controller

1. GENERAL DESCRIPTION

A high performance, high integrated system-on-chip solution for low cost, low power GSM/GPRS/EDGE smartphone .

RDA8810PL is a high performance, highly integrated system-on-chip solution for low cost, low power, GSM/GPRS/EDGE smartphone.

Integrating all essential electronic components, including AP MCU, GSM/GPRS/EDGE Module baseband, multimedia accelerators, quad band RF transceiver, saw-less, power management, audio amplifier onto a single system on chip, RDA8810PL offers best in class bill of material, space requirement and cost/feature ratio for complete phone handsets.

RDA8810PL Is capable of running the ARM cortex-A5 32-bit RISC processor at up to 1.2GHz, support NAND flash memory, 32-bit mobile DDR for optimal performance. An extensive set of interfaces and connectivity peripherals are included to interface to cameras, touch-screen displays, MMC/SD cards, and external Bluetooth, WiFi, FM, GPS modules.

Built around a cost effective 32-bit XCPU RISC core running at up to 312MHz with 4kB of Instruction cache and 4k of Data cache, A high performance proprietary 16/32-bit digital signal processing engine can further improve overall performance and user experience when performing complex multimedia tasks.

RDA8810PL is GPRS Class 12 enabled, EDGE, and supports Full Rate (FR), Half Rate (HR), Enhanced Full Rate (EFR) and Adaptive Multi Rate (AMR) voice coders. It also integrates a SIM controller with integrated level shifters that can support three SIM cards. RDA8810PL is available in a small footprint, fine pitch, 14X16, 325 ball LFBGA package.




Figure 1.1: System Block Diagram

RDA8810PL provides a single-chip baseband solutions for GSM/GPRS/EDGE wireless smartphone.




Figure 1.2: Typical Application

Table of Contents

Platform Features	2
Modem Features	2
Multi-media Features	3
Power Management Features	3
1. General Description	4
2. AP CPU/DSP Subsystem	10
2.1 Processor	10
2.1.1 Introduction	10
2.1.2 Block Diagram	10
2.1.3 ARM Cortex-A5 CPU	10
2.1.4 In-house VOC DSP	10
2.1.5 Internal memories	11
2.1.6 DRAM controller	11
2.1.7 Interrupt	11
3. AP Peripherals	12
3.1 DMA Controller	12
3.1.1 Overview	12
3.2 NAND Controller	12
3.2.1 Overview	12
3.2.2 Registers	12
3.3 SPINAND/SPINOR Controller	18
3.3.1 Overview	18
3.4 UART interface	18
3.4.1 Overview	18
3.4.2 Block Diagram	20
3.4.3 Control Registers	21
3.5 SPI interface	26
3.5.1 Overview	26
3.5.2 Block Diagram	27
3.5.3 Control Registers	27
3.6 Audio Interface Analog + I2S(AIF)	32
3.6.1 Overview	32
3.7 I2C interface	33
3.7.1 Overview	33
3.7.2 Block Diagram	35
3.7.3 Control Registers	36
3.8 Keypad interface	37
3.8.1 Overview	37
3.8.2 Block Diagram	38
3.8.3 Control Registers	38
3.9 Pulse Width Modulation	41

3.9.1 Overview	41
3.9.2 Control Registers	42
3.10 GPIO	44
3.10.1 Overview	44
3.10.2 Block Diagram	45
3.10.3 Control Registers	45
3.11 GPADC	48
3.11.1 Overview	48
3.11.2 Block Diagram	48
3.11.3 Interface Timing Diagrams	49
3.12 Timer	49
3.12.1 Overview	49
3.12.2 Block Diagram	50
3.12.3 Control Registers	50
3.13 Calendar	53
3.13.1 Overview	53
3.13.2 Block Diagram	53
3.13.3 Control Registers	54
3.14 SDIO controller	57
3.14.1 Overview	57
3.14.2 Block Diagram	57
3.14.3 Control Registers	58
3.15 EMMC controller	62
3.16 USB controller	62
3.16.1 Overview	62
Features	63
3.17 IFC	63
3.17.1 Overview	64
4. Modem Subsystem	64
4.1 Overview	64
4.2 XCPU side	64
4.3 BCPU side	65
4.4 Memory bridge	66
Operations	66
4.5 TCU	67
4.6 SIM Card interface	68
4.6.1 Overview	68
4.6.2 Block Diagram	68
4.6.3 Control Registers	69
4.7 RFIF	74
5. Multi-media Subsystem	75
5.1 LCDC	75

5.2 Camera	75
5.2.1 Overview	75
5.2.2 Block Diagram	78
5.2.3 Control Registers	78
5.3 GOUDA	84
5.3.1 Overview	84
5.3.2 Control Registers	85
5.4 GPU	91
5.4.1 Overview	91
5.5 VPU	91
5.5.1 Overview	91
6. Analog Modules	92
6.1 SPI Interface for Analog IP control	92
6.2 Power Management Unit	93
6.2.1 Power System Management	93
6.2.3 LDOs	96
6.2.4 LED Drivers	96
6.2.5 Charger Circuit	97
6.3 SIM Interface	98
6.4 Resistor Touchscreen Interface	98
6.5 Interrupt management	98
6.6 Analog BaseBand (ABB)	98
6.6.1 PLL and clock squarer	98
6.6.2 AUDIO	99
6.7 RF Transceiver	100
6.7.1 General Description	100
6.7.2 Features	100
6.7.3 Block Description	100
7. Memory Map	101
8. Pins Description	109
8.1 Pin-out	109
9. Electrical Characteristics	119
9.0.1 Absolute Maximum Rating	119
9.0.2 Operating Rating	119
9.0.3 Temperature Characteristics	119
9.0.4 RF Characteristics	120
9.0.5 Audio Characteristics	121
9.0.6 DC Characteristics	122
9.0.7 Charge Characteristics	123
10. Ball Out	124
11. Package	125
12. Glossary	126

Figure Index

Figure 1.1: System Block Diagram	4
Figure 1.2: Typical Application	5
Figure 3.1: IrDA SIR Data Format	20
Figure 3.2: UART Block Diagram	21
Figure 3.3 SPI Block Diagram	27
Figure 3.4 I2C Block Diagram	35
Figure 3.5: Keypad Block Diagram	38
Figure 3.6 GPIO Block Diagram	45
Figure 3.7 GPADC Block Diagram	49
Figure 3.8 GPADC timing Diagram	49
Figure 3.9 Timer Block Diagram	50
Figure 3.10 Calendar Block Diagram	53
Figure 3.11: SD/MMC Controller Block Diagram	57
Figure 4.1: XCPU Block Diagram	65
Figure 4.2 SCI Block Diagram	69
Figure 5.1: YUV 4:2:2 Subsampling	76
Figure 5.2: Camera Controller	78
Figure 6.1: SPI Write & Read Timing	93
Figure 6.2: PMU Power ON	94
Figure 6.3: POR triggered by POWKEY press	95
Figure 6.4: Principle schematic for Power-Profiles usage	95
Figure 6.5: Charging I-V Curve	97
Figure 6.6: PLL Clock Path	99
Figure 6.7: RF transceiver block diagram	100